Skip to content
GitLab
Explore
Sign in
Register
Primary navigation
Search or go to…
Project
S
s0-kicad-lib
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Build
Pipelines
Jobs
Pipeline schedules
Artifacts
Deploy
Releases
Package Registry
Container Registry
Model registry
Operate
Environments
Terraform modules
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Terms and privacy
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
The real LF
s0-kicad-lib
Commits
f33283c8
Commit
f33283c8
authored
1 year ago
by
chrissi^
Browse files
Options
Downloads
Patches
Plain Diff
KM1E332ML250A00CV0: Set correct value, add side-footprint
parent
45d299e7
No related branches found
No related tags found
No related merge requests found
Changes
2
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
lib/s0_Changzhou.kicad_sym
+4
-1
4 additions, 1 deletion
lib/s0_Changzhou.kicad_sym
pretty/s0_gereric_cap.pretty/CP_Radial_D16.0mm_P7.50mm.kicad_mod
+43
-0
43 additions, 0 deletions
...s0_gereric_cap.pretty/CP_Radial_D16.0mm_P7.50mm.kicad_mod
with
47 additions
and
1 deletion
lib/s0_Changzhou.kicad_sym
+
4
−
1
View file @
f33283c8
...
...
@@ -3,7 +3,7 @@
(property "Reference" "CP" (at -17.272 6.858 0)
(effects (font (size 1.27 1.27)))
)
(property "Value" "
TAJC106K035RNJ
" (at 0 13.97 0)
(property "Value" "
KM1E332ML250A00CV0
" (at 0 13.97 0)
(effects (font (size 1.27 1.27)))
)
(property "Footprint" "Capacitor_THT:CP_Radial_D16.0mm_P7.50mm" (at -1.27 16.51 0)
...
...
@@ -36,6 +36,9 @@
(property "ki_description" "3300uF 25V D16mm L25mm P7.5 Ripple 1.645A" (at 0 0 0)
(effects (font (size 1.27 1.27)) hide)
)
(property "ki_fp_filters" "CP_Radial_D16.0mm_P7.50mm*" (at 0 0 0)
(effects (font (size 1.27 1.27)) hide)
)
(symbol "KM1E332ML250A00CV0_0_1"
(rectangle (start -2.286 0.381) (end 2.286 0.889)
(stroke (width 0) (type default))
...
...
This diff is collapsed.
Click to expand it.
pretty/s0_gereric_cap.pretty/CP_Radial_D16.0mm_P7.50mm.kicad_mod
0 → 100644
+
43
−
0
View file @
f33283c8
(footprint "CP_Radial_D16.0mm_P7.50mm" (version 20221018) (generator pcbnew)
(layer "F.Cu")
(descr "CP, Radial series, Radial, pin pitch=7.50mm, , diameter=16mm, Electrolytic Capacitor")
(tags "CP Radial series Radial pin pitch 7.50mm diameter 16mm Electrolytic Capacitor")
(attr through_hole)
(fp_text reference "REF**" (at 3.6 -2.6) (layer "F.SilkS")
(effects (font (size 1 1) (thickness 0.15)))
(tstamp 769b289c-48de-4209-bf3a-86eef4491b57)
)
(fp_text value "CP_Radial_D16.0mm_P7.50mm_L25mm_side" (at 2.9 30.6) (layer "F.Fab")
(effects (font (size 1 1) (thickness 0.15)))
(tstamp e34440ae-c2a8-43e7-95b0-44c3194cf7b9)
)
(fp_text user "${REFERENCE}" (at 3.4 14.1) (layer "F.Fab")
(effects (font (size 1 1) (thickness 0.15)))
(tstamp cdd97837-ce57-4101-a35c-7b5ee6037d9f)
)
(fp_line (start -4.2 -1.5) (end 11.8 -1.45)
(stroke (width 0.12) (type dot)) (layer "F.SilkS") (tstamp c8ae4656-39c0-4aeb-bc06-5e03fd26e10e))
(fp_line (start -4.2 3) (end -4.2 -1.5)
(stroke (width 0.12) (type dot)) (layer "F.SilkS") (tstamp c1066503-c711-43cd-aff0-4623dce30dfb))
(fp_line (start -3.3 0) (end -1.7 0)
(stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp e28d5394-e87c-4066-800b-4891974469c2))
(fp_line (start -2.5 -0.8) (end -2.5 0.8)
(stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 30183652-8db4-46c1-9c11-7d8f114ea3e7))
(fp_line (start 11.8 3.05) (end 11.8 -1.45)
(stroke (width 0.12) (type dot)) (layer "F.SilkS") (tstamp a1429cae-075a-4618-a094-8623cfd2db00))
(fp_rect (start -4.2 3) (end 11.8 26.8)
(stroke (width 0.12) (type default)) (fill none) (layer "F.SilkS") (tstamp 39fe791a-3612-492e-88af-f742b8646f3c))
(fp_line (start -0.8 4.2) (end 0.8 4.2)
(stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp fd3a35c6-b17b-463b-99fd-426cdecaa26e))
(fp_line (start 0 3.4) (end 0 5)
(stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 2dd255eb-39f9-466d-adc4-acd86a7635b2))
(fp_rect (start -4.2 3) (end 11.8 26.8)
(stroke (width 0.1) (type default)) (fill none) (layer "F.Fab") (tstamp 18ef0a73-a2f7-4149-b781-13476fc22aee))
(pad "1" thru_hole rect (at 0 0) (size 2.4 2.4) (drill 1.2) (layers "*.Cu" "*.Mask") (tstamp cd8e5efd-c17a-485e-9f53-61c1f1153755))
(pad "2" thru_hole circle (at 7.5 0) (size 2.4 2.4) (drill 1.2) (layers "*.Cu" "*.Mask") (tstamp 4d7bfbba-79c9-4319-892b-a0ed2b2890c3))
(model "${KICAD6_3DMODEL_DIR}/Capacitor_THT.3dshapes/CP_Radial_D16.0mm_P7.50mm.wrl"
(offset (xyz 0.5 -4 8.5))
(scale (xyz 1 1 1))
(rotate (xyz -90 0 0))
)
)
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment